

Improving Min-sum LDPC Decoding Throughput by Exploiting Intra-cell Bit Error Characteristic in MLC NAND Flash Memory

Wenzhe Zhao¹, Hongbin Sun¹, Minjie Lv¹, **Guiqiang Dong**², Nanning Zheng¹, Tong Zhang³


¹ Institute of AI&R, Xi'an Jiaotong University, Xi'an, Shaanxi, 710049, China

² Skyera Inc., 1704 Automation pkwy, San Jose, CA 95131, USA

³ ECSE Department, Rensselaer Polytechnic Institute, Troy, NY, 12180, USA

Observation 1

- In MLC/TLC NAND flash, error rates of bits in one cell are different.
- E.g.
- Lower page bit error \leq one overlap
- Upper page bit error \leq two overlaps \rightarrow 1 : 2




MASSIVE

IEEE Conference on
Massive Data Storage

Test result

- Sub-22nm MLC NAND




MASSIVE

IEEE Conference on
Massive Data Storage

Observation 2

- Under hard sensing in NAND flash cell, sensing results of one bit may provide **EXTRA soft information (reliability infor)** for the other bits
=> Inter-cell data dependency
- E.g. Upper bit can show to some extent the lower bit reliability



We propose to:

- 1: Map all bits in one cell into one codeword for LDPC code
INTERLEAVING
=> reduce failure rate => reduce changes to trigger high-precision sensing => reduce latency and improve throughput.
- 2: Explore the inter-cell data dependency, and change Min-Sum decoder, to be aware of this data dependency.
- *The change on Min-Sum decoder: do some modification to C-to-V message, according to the neighbor bit values*

Step 3: Calculate the check-to-variable message $M_{j,i}$ each variable bit with $E_{j,i}$ and K_i , by

$$M_{j,i} = r_i + \sum_{j' \in A_i, j' \neq j} E_{j',i} + K_i,$$

The logo for the Massive Data Storage conference, featuring the word "MASSIVE" in a large, blue, 3D-style font.

Proposal


- Purpose of K_i : To enhance the reliability of the other bit.

$$K_i = \begin{cases} \alpha R_i & \text{if } R_c < 0 \&\& d_c < 0, i \in \text{lower page} \\ 0.5\alpha R_i & \text{else if } R_c d_c < 0, i \in \text{lower page} \\ 2 & \text{else if } R_c d_c < 0, i \in \text{upper page} \\ 0 & \text{else} \end{cases}$$

For bit in the same cell:

R_c : soft value from channel;

d_c : sum of messages from all checks and channel \Rightarrow for hard decision.





MASSIVE

IEEE Conference on
Massive Data Storage

Experimental Results

- Raw BER measurement of MLC NAND flash
 - With the increase of P/E cycling, flash reliability degrades
 - When flash is heavily cycled, BER of flash pages varies significantly
 - Upper/lower pages suffer different raw BER




MASSIVE

IEEE Conference on
Massive Data Storage

Simulation Results

- Modified Min-Sum Decoding correction performance




- The decoding failure rate of proposed algorithm is lower than before, and gets close to 2bits precision decoder

MASSIVE

IEEE Conference on
Massive Data Storage

Simulation Results

- Decoding convergence speed




- The convergence speed of proposed algorithm is faster than conventional decoder

MASSIVE

IEEE Conference on
Massive Data Storage

Simulation Results

- Estimated decoding throughput



Proposed min-sum improves throughput than conventional decoder

Interleaving improves throughput when flash is heavily cycled

MASSIVE

IEEE Conference on
Massive Data Storage

Thanks for your attention

